Notice of References Cited

| Application/0 10/816,791 | Application/Control No. 10/816,791 | | Applicant(s)/Patent Under Reexamination MACCHETTI ET AL. | | |
|-----------------------------|------------------------------------|----------|--|--|--|
| Examiner | | Art Unit | | | |
| Martin Jeriko | P. San Juan | 2109 | Page 1 of 1 | | |

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|--------------------|----------------|
| * | Α | US-6,243,470 B1 | 06-2001 | Coppersmith et al. | 380/259 |
| * | В | US-5,710,731 | 01-1998 | Ciraula et al. | 708/706 |
| | O | US- | | | |
| | D | US- | | | |
| | Ε | US- | | · | |
| | F | US- | | · | |
| | G | US- | | | |
| | Ι | US- | | | |
| | _ | US- | | | |
| | J | US- | | | |
| | К | US- | | | |
| | ٦ | US- | | | |
| | М | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | Z | | | | • | |
| | 0 | | | | • | |
| | Р | | | | | |
| | a | | | | | |
| | R | | | | | |
| | S | | | · | | |
| | Т | | | | · | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|--|
| | U | Morioka et al. "An Optimized S-Box Circuit Architecture for Low Power AES Design, Cryptographic Hardware and Embedded Systems - Ches 2002. 4th International Workshop Revised Papers (Lecture Notes inComputer Science Vol 2523), Pages 172-186, XP002254730 |
| | v | |
| | w | |
| | x | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.